A method for concurrent decomposition and factorization of Boolean expressions
- 4 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 7 references indexed in Scilit:
- Testability preserving transformations in multi-level logic synthesisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- CARLOS: an automated multilevel logic design system for CMOS semi-custom integrated circuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
- MIS: A Multiple-Level Logic Optimization SystemIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- Factoring logic functionsIBM Journal of Research and Development, 1987
- Synthesis and Optimization of Multilevel Logic under Timing ConstraintsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1986
- Logic Minimization Algorithms for VLSI SynthesisPublished by Springer Nature ,1984
- Logic Design Automation of Fan-In Limited NAND NetworksIEEE Transactions on Computers, 1969