Pattern-independent current estimation for reliability analysis of CMOS circuits
- 6 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- No. 0738100X,p. 294-299
- https://doi.org/10.1109/dac.1988.14773
Abstract
Accurate and efficient expected current is required in circuit designs to analyze electromigration failure rate, power consumption, voltage drop, etc. A pattern-independent simulation approach for estimating this expected current waveform drawn by CMOS circuitry has been developed. Four original concepts are presented which allow an efficient and accurate estimation of expected current waveforms. They are: probability waveforms, probability waveform propagation, probabilistic circuit models, and statistical timing analysis. This approach is considerably faster than traditional methods and yields comparable results.Keywords
This publication has 8 references indexed in Scilit:
- A statistical theory of digital circuit testabilityIEEE Transactions on Computers, 1990
- SPIDER -- A CAD System for Modeling VLSI Metallization PatternsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- A Switch-Level Timing Verifier for Digital MOS VLSIIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1985
- Short-circuit dissipation of static CMOS circuitry and its impact on the design of buffer circuitsIEEE Journal of Solid-State Circuits, 1984
- On Random Pattern Test LengthIEEE Transactions on Computers, 1984
- Timing Analysis for nMOS VLSIPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1983
- Probabilistic Treatment of General Combinational NetworksIEEE Transactions on Computers, 1975
- The Use of Linear Graphs in Gauss EliminationSIAM Review, 1961