5.6 ps Gate Delay All Refractory Josephson OR Gate with Modified Variable Threshold Logic
- 1 June 1985
- journal article
- Published by IOP Publishing in Japanese Journal of Applied Physics
- Vol. 24 (6A), L421
- https://doi.org/10.1143/jjap.24.l421
Abstract
The modified variable threshold logic (MVTL) OR gate has a wide operating margin of ±43% and occupies a small area of 45×65 µm2. We made this gate with all refractory material including Nb/Al-AlO x /Nb junctions and Mo resistors. A chain of 5-stage MVTL OR gate was fabricated. The junction diameters were 4 µm and 7 µm, and critical current density was 1400 A/cm2. The minimum gate delay of 5.6 ps/gate was measured using a Josephson sampler.Keywords
This publication has 11 references indexed in Scilit:
- A 4.2-ps logic gate using new Pb-alloy Josephson IC technologyIEEE Electron Device Letters, 1985
- 9 ps Gate Delay Josephson OR Gate with Modified Variable Threshold LogicJapanese Journal of Applied Physics, 1985
- All Niobium Nitride Josephson Junction with Hydrogenated Amorphous Silicon Barrier and its Application to the Logic CircuitJapanese Journal of Applied Physics, 1984
- Ultrahigh speed direct coupled logic gate fabricated with NbN/Pb Josephson junctionsApplied Physics Letters, 1984
- Sub-10 ps Logic Operations in Josephson Four-Junction Logic (4JL) GatesJapanese Journal of Applied Physics, 1983
- High quality refractory Josephson tunnel junctions utilizing thin aluminum layersApplied Physics Letters, 1983
- Logic delays of 5-μm resistor coupled Josephson logicApplied Physics Letters, 1982
- Logic delays of 5-μm current-switched Josephson gatesApplied Physics Letters, 1982
- Generation and measurement of ultrashort current pulses with Josephson devicesApplied Physics Letters, 1980
- Design of 2.5-Micrometer Josephson Current Injection Logic (CIL)IBM Journal of Research and Development, 1980