Performance limits of E/D NMOS VLSI