High mobility n-channel metal-oxide-semiconductor field-effect transistors based on SiO2-InP interface
- 15 April 1984
- journal article
- research article
- Published by AIP Publishing in Journal of Applied Physics
- Vol. 55 (8), 3109-3114
- https://doi.org/10.1063/1.333308
Abstract
Low temperature (250–300 °C) deposition of SiO2 gate oxide using a novel plasma‐enhanced chemical vapor deposition technique is described. In this technique, the substrate was not directly exposed to the plasma, thereby minimizing radiation damage to both the substrate and the film. A dc potential was used to generate the plasma and the deposition of the film was achieved at low pressures (0.8–1.0 Torr) and extremely low plasma power (0.3 W/cm2) using silane (SiH4) and nitrous oxide (N2O) reactant sources. The dielectric films deposited using this process, typically had resistivities ≥1015 Ω cm, a dielectric constant of 3.95, refractive index of 1.462, and breakdown fields ≥5×106 V/cm. Metal‐oxide‐semiconductor (MOS) capacitors showed sharp interfaces with densities of states in the range of 5×1011 cm−2 eV−1. 4‐μm gate length enhancement mode metal‐oxide‐semiconductor field‐effect transistors were processed on p‐InP substrates using a 1000‐Å SiO2 gate oxide. No hysteresis loops were observed in the dc characteristics of the transistors nor was any significant channel current typical at zero gate bias. An effective electron channel mobility of 2600 cm2 V−2 s−1 was obtained for the transistors which exhibited a threshold voltage of +0.22 V and transconductance in the range of 40 mS/mm.Keywords
This publication has 23 references indexed in Scilit:
- X-band self-aligned gate enhancement-mode InP MISFET'sIEEE Transactions on Electron Devices, 1983
- InP MIS transistors with grown-in sulphur dielectricElectronics Letters, 1983
- Planar self-aligned ion-implanted InP MOSFETElectronics Letters, 1982
- Anodic oxide film as gate insulator for InP MOSFETsElectronics Letters, 1982
- Inversion-mode InP MISFET employing phosphorus-nitride gate insulatorElectronics Letters, 1982
- A virtual self-aligned process for n-channel InP IGFET's (or MISFET's)IEEE Electron Device Letters, 1981
- A high-speed monolithic InP MISFET integrated logic inverterIEEE Transactions on Electron Devices, 1981
- Slow Current-Drift Mechanism in n-Channel Inversion Type InP-MISFETJapanese Journal of Applied Physics, 1980
- Perspectives on III–V compound MIS structuresJournal of Vacuum Science and Technology, 1978
- Inp/langmuir-film m.i.s.f.e.t.IEE Journal on Solidstate and Electron Devices, 1978