A programmable video signal processor

Abstract
A description is given of a digital, general-purpose, programmable processor chip, especially designed for effective processing of video signals. The architecture is described in terms of three hierarchical levels: the system level, describing how video signal processing tasks are realized on the basis of only one type of processor chip; the chip level, describing the modular architecture with the number of modules on the chip to be tuned to the available technology; and the module level, describing the various processing elements, how they communicate, and how they are controlled by so-called cyclo-static programs. For program development, software support tools have been designed, in a top-down mapping trajectory, that start at the signal-flow-graph level and result in the program code for the processor(s) Author(s) Sluyter, R.J. Philips Res. Lab., Eindhoven, Netherlands Snijder, P.J. ; Dijkstra, H. ; Huizer, C.M. ; van Roermund, A.H.M.

This publication has 6 references indexed in Scilit: