Pulse arithmetic in VLSI neural networks
- 1 December 1989
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Micro
- Vol. 9 (6), 64-74
- https://doi.org/10.1109/40.42988
Abstract
This review explores the use of biological signaling methods to build silicon networks. Recent designs using a technique called 'pulse stream', which employs fully analog, dynamic weight storage, are described. The pulse-stream concept is explained, and a comparison is made with conventional analog neural networks. An analog synapse based on the pulse-stream approach is presented. Chip details and simulation results are given.Keywords
This publication has 16 references indexed in Scilit:
- A Limited-Interconnect, Highly Layered Synthetic Neural ArchitecturePublished by Springer Science and Business Media LLC ,1989
- An analog electronic cochleaIEEE Transactions on Acoustics, Speech, and Signal Processing, 1988
- Asynchronous VLSI neural networks using pulse-stream arithmeticIEEE Journal of Solid-State Circuits, 1988
- Semiparallel microelectronic implementation of neural network models using CCD technologyElectronics Letters, 1987
- Asynchronous arithmetic for VLSI neural systemsElectronics Letters, 1987
- Switched-capacitor neural networksElectronics Letters, 1987
- Electronic neural networksAIP Conference Proceedings, 1986
- An artificial neural network integrated circuit based on MNOS/CCD principlesAIP Conference Proceedings, 1986
- Neurons with graded response have collective computational properties like those of two-state neurons.Proceedings of the National Academy of Sciences, 1984
- Some physiological and biochemical consequences of psychological postulates.Proceedings of the National Academy of Sciences of the United States of America, 1968