Ultra-reliable packaging for silicon-on-silicon WSI
- 6 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 23 references indexed in Scilit:
- Comparison of Wafer Scale Integration with VLSI Packaging ApproachesIEEE Transactions on Components, Hybrids, and Manufacturing Technology, 1987
- Direct Writing of Copper Lines From Copper Formate FilmMRS Proceedings, 1987
- Materials Limitations in the Higher Electronic Packaging LevelsMRS Proceedings, 1987
- Silicon hybrid wafer-scale package technologyIEEE Journal of Solid-State Circuits, 1986
- Future trends in wafer scale integrationProceedings of the IEEE, 1986
- Packages for ultra-high speed GaAs ICsMicroelectronics Journal, 1985
- Forming electrical interconnections through semiconductor wafersJournal of Applied Physics, 1981
- High-performance heat sinking for VLSIIEEE Electron Device Letters, 1981
- Fabrication Processes for a Silicon Substrate Package or Integrated Gallium Arsenide Laser ArraysJournal of the Electrochemical Society, 1978
- Thermal performance and limitations of silicon–substrate packaged GaAs laser arraysApplied Optics, 1978