Automatic Placement Algorithms for High Packing density VLSI
- 1 January 1983
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 175-181
- https://doi.org/10.1109/dac.1983.1585645
Abstract
Five placement procedures which combine three basic algorithms are developed and incorporated to our system. Evaluation of results is presented. Compared with manual design the optimum procedure reduces block size by 6.5%. The normalized area for one transistor (NA) is defined as the measure of automatic layout performance. NA is the product of wiring pitch. Optimum NA is confirmed to be 14.9 for manual design and 13.9 for automatic layout using the optimum procedure. This system is applicable to both custom logic LSIs and masterslice LSIs and has been applied to layouts of many such devices.Keywords
This publication has 3 references indexed in Scilit:
- Clustering and linear placementPublished by Association for Computing Machinery (ACM) ,1988
- Hierarchical top-down layout design method for VLSI chipPublished by Association for Computing Machinery (ACM) ,1982
- Block and track method for automated layout generation of MOS-LSI arraysPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1972