High-speed NMOS circuits for ROM-accumulator and multiplier type digital filters
- 1 October 1978
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 13 (5), 565-572
- https://doi.org/10.1109/jssc.1978.1051101
Abstract
No abstract availableKeywords
This publication has 10 references indexed in Scilit:
- A modular, high-speed serial pipeline multiplier for digital signal processingIEEE Journal of Solid-State Circuits, 1978
- Fully-integrated high-order NMOS sampled-data ladder filtersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1978
- A serial-parallel multiplier using the NENDEP technologyIEEE Journal of Solid-State Circuits, 1977
- A low-power, bipolar, two's complement serial pipeline multiplier chipIEEE Journal of Solid-State Circuits, 1976
- All-MOS charge redistribution analog-to-digital conversion techniques. IIEEE Journal of Solid-State Circuits, 1975
- CMOS/SOS serial-parallel multiplierIEEE Journal of Solid-State Circuits, 1975
- MOS capacitor pull-up circuits for high-speed dynamic logicIEEE Journal of Solid-State Circuits, 1975
- Special-purpose hardware for digital filteringProceedings of the IEEE, 1975
- A new hardware realization of digital filtersIEEE Transactions on Acoustics, Speech, and Signal Processing, 1974
- An approach to the implementation of digital filtersIEEE Transactions on Audio and Electroacoustics, 1968