On the Feasibility of Nanoscale Triple-Gate CMOS Transistors
- 23 May 2005
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Electron Devices
- Vol. 52 (6), 1159-1164
- https://doi.org/10.1109/ted.2005.848109
Abstract
The feasibility of triple-gate MOSFETs (TGFETs) for nanoscale CMOS applications is examined with regard to short-channel effects (SCEs) and gate-layout area. Three-dimensional numerical simulations of TGFETs reveal that much more stringent body scaling for SCE control is needed for undoped bodies relative to doped ones (which are not viable for nanoscale devices) due to the suppression of corner current conduction (which is technologically advantageous) in the former. When the undoped body is scaled for adequate SCE control, further analysis shows that the generic TGFET suffers from severe layout-area inefficiency relative to the fully depleted single-gate SOI MOSFET (FDFET) and the double-gate (DG) FinFET, and the inefficiency can be improved only by evolving the TGFET into a virtual FDFET or a virtual DG FinFET. We suggest then that the TGFET is not a feasible nanoscale CMOS transistor, and thus the DG FinFET, which is more scalable than the FDFET, seems to be the most promising candidate for future CMOS applications.Keywords
This publication has 12 references indexed in Scilit:
- Bulk inversion in FinFETs and the implied insignificance of the effective gate widthPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Nanoscale FinFETs with gate-source/drain underlapIEEE Transactions on Electron Devices, 2004
- Suppression of corner effects in triple-gate MOSFETsIEEE Electron Device Letters, 2003
- Sensitivity of double-gate and finfet devices to process variationsIEEE Transactions on Electron Devices, 2003
- Scaling fully depleted SOI CMOSIEEE Transactions on Electron Devices, 2003
- Metal-gate FinFET and fully-depleted SOI devices using total gate silicidationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- High performance fully-depleted tri-gate CMOS transistorsIEEE Electron Device Letters, 2003
- Silicon-on-insulator 'gate-all-around device'Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- FinFET design considerations based on 3-D simulation and analytical modelingIEEE Transactions on Electron Devices, 2002
- Impact of surrounding gate transistor (SGT) for ultra-high-density LSI'sIEEE Transactions on Electron Devices, 1991