The formal verification chain at BULL
- 4 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 6 references indexed in Scilit:
- Proving circuit correctness using formal comparison between expected and extracted behaviourPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Formal Boolean manipulations for the verification of sequential machinesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- On the verification of sequential machines at differing levels of abstractionIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
- Research on Automatic Verification of Finite-State Concurrent SystemsAnnual Review of Computer Science, 1987
- Graph-Based Algorithms for Boolean Function ManipulationIEEE Transactions on Computers, 1986
- Fairness and related properties in transition systems ? a temporal logic to deal with fairnessActa Informatica, 1983