Sequential circuit design using synthesis and optimization
Top Cited Papers
- 2 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 328-333
- https://doi.org/10.1109/iccd.1992.276282
Abstract
A description is given of SIS, an interactive tool for synthesis and optimization of sequential circuits. Given a state transition table or a logic-level description of a sequential circuit, SIS produces an optimized net-list in the target technology while preserving the sequential input-output behavior. Many different programs and algorithms have been integrated into SIS, allowing the user to choose among a variety of techniques at each stage of the process. It is built on top of MISII and includes all (combinational) optimization techniques therein as well as many enhancements. SIS serves as both a framework within which various algorithms can be tested and compared and as a tool for automatic synthesis and optimization of sequential circuits.Keywords
This publication has 20 references indexed in Scilit:
- Efficient generation of test patterns using Boolean differencePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Timing analysis and delay-fault test generation using path-recursive functionsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Exact and heuristic algorithms for the minimization of incompletely specified state machinesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A method for concurrent decomposition and factorization of Boolean expressionsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Implicit state enumeration of finite state machines using BDD'sPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Don't care minimization of multi-level sequential logic networksPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Performance optimization of pipelined circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Computing the initial states of retimed circuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1993
- Retiming and resynthesis: optimizing sequential networks with combinational techniquesIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1991
- NOVA: state assignment of finite state machines for optimal two-level logic implementationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1990