Delay analysis of Si NMOS Gbit/s logic circuits
- 1 October 1984
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 19 (5), 755-754
- https://doi.org/10.1109/jssc.1984.1052218
Abstract
No abstract availableKeywords
This publication has 11 references indexed in Scilit:
- Velocity-Saturated Characteristics of Short-Channel MOSFETsAT&T Bell Laboratories Technical Journal, 1984
- Small-signal MOSFET models for analog circuit designIEEE Journal of Solid-State Circuits, 1982
- A Description of MOS Internodal Capacitances for Transient SimulationsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1982
- Output characteristics of short-channel field-effect transistorsIEEE Transactions on Electron Devices, 1981
- Experimental derivation of the source and drain resistance of MOS transistorsIEEE Transactions on Electron Devices, 1980
- Model and performance of hot-electron MOS transistors for VLSIIEEE Journal of Solid-State Circuits, 1979
- The prospects for ultrahigh-speed VLSI GaAs digital logicIEEE Transactions on Electron Devices, 1979
- A 920 gate DSA MOS mastersliceIEEE Journal of Solid-State Circuits, 1978
- Design considerations in single-channel MOS analog integrated circuits-a tutorialIEEE Journal of Solid-State Circuits, 1978
- High performance MOS integrated circuit using the ion implantation techniqueIEEE Journal of Solid-State Circuits, 1975