Bridging and Stuck-At Faults
- 1 July 1974
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. C-23 (7), 720-727
- https://doi.org/10.1109/t-c.1974.224020
Abstract
The commonly used stuck-at fault fails to model logic circuit shorts. Bridging faults are defined to model these circuit mal-functions. This model is based on wired logic which is a characteristic of many logic families such as resistor-transistor logic (RTL), diode transistor logic (DTL), emitter-coupled logic (ECL), etc. It does not apply to TTL circuits. The model also limits to fan-out-free leads.Keywords
This publication has 10 references indexed in Scilit:
- Diagnosis of Short-Circuit Faults in Combinational CircuitsIEEE Transactions on Computers, 1974
- Enhancing Testability of Large-Scale Integrated Circuits via Test Points and Additional LogicIEEE Transactions on Computers, 1973
- A New Representation for Faults in Combinational Digital CircuitsIEEE Transactions on Computers, 1972
- A Nand Model ror Fault Diagnosis in Combinational Logic NetworksIEEE Transactions on Computers, 1971
- Fault Equivalence in Combinational Logic NetworksIEEE Transactions on Computers, 1971
- Integrated-circuit digital logic families IIIߞECL and MOS devicesIEEE Spectrum, 1970
- A Method for Digitally Simulating Shorted Input Diode FailuresBell System Technical Journal, 1969
- Fault Detection in Redundant CircuitsIEEE Transactions on Electronic Computers, 1967
- Diagnosis of Automata Failures: A Calculus and a MethodIBM Journal of Research and Development, 1966
- On Finding a Nearly Minimal Set of Fault Detection Tests for Combinational Logic NetsIEEE Transactions on Electronic Computers, 1966