A compact-charge LDD-MOSFET model
- 1 January 1997
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Electron Devices
- Vol. 44 (9), 1483-1490
- https://doi.org/10.1109/16.622605
Abstract
No abstract availableKeywords
This publication has 9 references indexed in Scilit:
- Description of the bias dependent overlap capacitance at LDD MOSFETs for circuit applicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Compact MOS modeling for analog circuit simulationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- An improved analytical LDD-MOSFET model for digital and analog circuit simulation for all channel lengths down to deep-submicronPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Effects of the lightly doped drain configuration on capacitance characteristics of submicron MOSFETsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Influence of submicron LDD-MOSFET charge effect on low power circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A short channel charge LDD-MOSFET model for analog and digital circuits with low overdrive voltagePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- An approximation to the factor K in the Toh-Ko-Meyer MOS engineering modelIEEE Journal of Solid-State Circuits, 1994
- Voltage dependence of the MOSFET gate-to-source/drain overlapSolid-State Electronics, 1990
- Small-signal MOSFET models for analog circuit designIEEE Journal of Solid-State Circuits, 1982