Memory cell and technology issues for 64- and 256-Mbit one-transistor cell MOSD DRAMs
- 1 March 1989
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in Proceedings of the IEEE
- Vol. 77 (3), 374-388
- https://doi.org/10.1109/5.24125
Abstract
No abstract availableThis publication has 52 references indexed in Scilit:
- Yttrium oxide/silicon dioxide: a new dielectric structure for VLSI/ULSI circuitsIEEE Electron Device Letters, 1988
- A Ferroelectric Nonvolatile MemoryPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1988
- A new soft-error-immune DRAM cell using a stacked CMOS structureIEEE Transactions on Electron Devices, 1987
- Electrical Properties of Al2 O 3 ‐ Ta2 O 5 Composite Dielectric Thin Films Prepared by RF Reactive SputteringJournal of the Electrochemical Society, 1987
- A 90ns 4Mb DRAM in a 300 mil DIPPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1987
- 4Mb pseudo/virtually SRAMPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1987
- A new soft-error immune DRAM cell with a transistor on a lateral epitaxial silicon layer (TOLE cell)Published by Institute of Electrical and Electronics Engineers (IEEE) ,1987
- A trench transistor cross-point DRAM cellPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1985
- A three-dimensional DRAM cell of stacked switching-transistor in SOI (SSS)Published by Institute of Electrical and Electronics Engineers (IEEE) ,1985
- An isolation-merged vertical capacitor cell for large capacity DRAMPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1984